Improving Standard Cell Design Flow using Factored Form Optimization
Date:
This presentation proposes new methodologies for logic optimization and transistor-level synthesis using factored forms. The content of this presentation is available in the paper “Improving Standard Cell Design Flow using Factored Form Optimization”.